

Recapitulation:

Goal: Establish locality

In a minimal violation,
only a single thread delays stores.

Tool: Happens-before through

Consider $\tau_1 a \tau_2 b \tau_3 \in \text{TSO}(P)$.


Then a happens-before b through τ_2

if there is a subsequence c_1, \dots, c_n of τ_2
so that

$$c_i \xrightarrow[\text{st}]{\text{src, cf.}} c_{i+1} \quad \text{or} \quad c_i \xrightarrow{\text{po}} c_{i+1}$$

for all $0 \leq i \leq n$ with $c_0 := a$ and $c_{n+1} := b$.

Illustration:



Proposition (Dichotomy):

Consider a minimal violation $\tau = \tau_1 a \tau_2 b \tau_3 \in \text{TSO}(P)$

Then

(1) $a \xrightarrow{\text{hb}} b$ through τ_2

or

(2) There is $\tau' = \tau_1 \tau_{21} b a \tau_{22} \tau_3 \in \text{TSO}(P)$

with $\text{Tr}(\tau) = \text{Tr}(\tau')$

and $\tau \downarrow t = \tau' \downarrow t$ for all $t \in \text{TID}$.

The proposition gives rise to the following
principle for proving cycles:

"In a minimal violation, whenever a store is delayed past a load there is a happens-before cycle (that includes the two)."

Corollary:

Consider a minimal violation $\tau = \tau_1.\text{isu}.\tau_2.\text{ld}.\tau_3.\text{st}.\tau_4 \in \text{LSD}(P)$, where st is the store corresponding to isu .

Then $\text{Tr}(\tau)$ is cyclic.

Proof:

We show $\text{st} \xrightarrow{+}_{\text{po}} \text{ld} \xrightarrow{+}_{\text{hb}} \text{st}$.

- The same dependence holds since isu is issued before ld .
- For $\text{ld} \xrightarrow{+}_{\text{hb}} \text{st}$ we argue that $\text{ld} \xrightarrow{+}_{\text{hb}} \text{st}$ through τ_3 .

Indeed, with dichotomy we have

(1) $\text{ld} \xrightarrow{+}_{\text{hb}} \text{st}$ through τ_3

or (2) a reordering of ld and st

that does not change the trace

and the threads' computations.

If we reordered ld and st using (2),

then we would change

$\tau \downarrow t$ with $t = \text{thread}(\text{ld}) = \text{thread}(\text{st})$.

Hence, case (1) applies and gives hb-through. \square

Theorem (Locality, Bouajjani, M., Möhlmann, ICFLP '11):

In a minimal violation, only a single thread reorders its actions.

Proof:

Consider a minimal violation $\tau \in C_{TSO}(P)$.

Towards a contradiction,

suppose at least two threads delay stores.

• By lemma from last lecture,
each store is delayed past a load of the same thread.

Let st_2 be the overall least store
that was delayed in τ .

Let st_2 be from thread t_2 .

Let ld_2 be the overall least load
that was overtaken by st_2 .

Similarly, let st_1 be the overall least store
delayed in a thread $t_1 \neq t_2$.

Let ld_1 be the least load overtaken by st_1 .

• There are the following three situations:

$$(1) \quad \tau = \tau_1 \cdot ld_1 \cdot \tau_2 \cdot st_1 \cdot \tau_3 \cdot ld_2 \cdot \tau_4 \cdot st_2 \cdot \tau_5 \in C_{TSO}(P)$$

$$(2) \quad \tau = \tau_1 \cdot ld_2 \cdot \tau_2 \cdot ld_1 \cdot \tau_3 \cdot st_1 \cdot \tau_4 \cdot st_2 \cdot \tau_5 \in C_{TSO}(P)$$

$$(3) \quad \tau = \tau_1 \cdot ld_2 \cdot \tau_2 \cdot ld_2 \cdot \tau_3 \cdot st_1 \cdot \tau_4 \cdot st_2 \cdot \tau_5 \in C_{TSO}(P)$$

Case (1):

We argue that in this case τ is not minimal
and therefore the case does not apply.

Indeed, consider

$$\tau' := \tau_1 \cdot ld_1 \cdot \tau_2 \cdot st_2 \cdot \tau_5 \in C_{TSO}(P)$$

Here, τ_{st} contains stores of thread t_2 that were issued before st_2 .

• Then:

$\#(\tau') < \#(\tau)$ as the delay of st_2 over ld_2 is missing.

Moreover,

$Tr(\tau')$ is cyclic.

The reason is that

$ld_1 \xrightarrow{hb} st_2$ through τ_2

continues to hold.

The only critical check here is

$ci \xrightarrow{po} ci_2$.

One can show that

- as long as τ_2 is not changed
 - and the resulting computation τ' is feasible ($\in C_{TPO}(P)$),
- then hb -through continues to hold.

Together, $\#(\tau') < \#(\tau)$

and $Tr(\tau')$ cyclic contradicts minimality of τ .

Case (2):

Again, the case would imply that τ is not minimal and can therefore not occur.

- Starting from ld_2 , thread t_2 does not do actions except delayed stores, until st_2 (this was a lemma last time).

Therefore, ld_2 and all program-order later actions of t_2 can be removed without affecting feasibility of the computation.

To be precise, we also have to remove τ_5 ,
because other threads may load from stores of t_2
that are program-ordered later than ld_2 :

$$\tau' := \tau_1. \tau_2. ld_2. \tau_3. st_2. \tau_4. st_2 \in (\pi_0(P)).$$

• Then

$$\#(\tau') < \#(\tau).$$

Moreover,

$Tr(\tau')$ is cyclic

due to $ld_1 \xrightarrow{+hs} st_1$ through τ_3 .

\leq minimality of τ .

Case (3):

Again we derive a contradiction to minimality of τ .

Remember

$$\tau = \tau_1. ld_2. \tau_2. ld_2. \tau_3 \xrightarrow{+hs} st_1 \tau_4 \xrightarrow{+hs} st_2 \tau_5 \in (\pi_0(P)).$$

• First, we delete τ_5 .

Then we delete all actions from τ_4

that do not belong to thread t_2 :

$$\tau' := \tau_1. ld_2. \tau_2. ld_2. \tau_3. st_2 (\tau_4 \downarrow t_2). st_2 \in (\pi_0(P)).$$

As this does not change $\tau_2. ld_2. \tau_3$,

we still have

$ld_1 \xrightarrow{+hs} st_1$ through $\tau_2. ld_2. \tau_3$

and $st_1 \xrightarrow{+po} ld_2$.

So

$Tr(\tau')$ is cyclic.

Moreover, deleting actions does not introduce reorderings.

Therefore,

$$\#(\bar{\tau}') \leq \#(\bar{\tau}).$$

Together, also $\bar{\tau}'$ is a minimal violation.

We apply dichotomy again and get

$$ld_2 \xrightarrow{+}_{hb} st_2 \text{ through } \bar{\tau}_3.st_2. (\bar{\tau}_4 \downarrow t_2).$$

Moreover,

$$st_2 \xrightarrow{+}_{po} ld_2.$$

Now, ld_2 is the program-order least action of thread t_1 in $\bar{\tau}'$.

We delete it and get

$$\bar{\tau}'' := \bar{\tau}_1 \bar{\tau}_2 ld_2 \bar{\tau}_3 st_2 (\bar{\tau}_4 \downarrow t_2) st_2 \in G_{\Pi_0}(P).$$

Then

$$\#(\bar{\tau}'') < \#(\bar{\tau}') \leq \#(\bar{\tau}).$$

Moreover,

$\text{Tr}(\bar{\tau}'')$ is cyclic as the cycle

$$st_2 \xrightarrow{+}_{po} ld_2 \xrightarrow{+}_{hb} st_2 \text{ remains.}$$

by minimality of $\bar{\tau}$.

□

10.3 Attacks on Robustness

Know: If robustness breaks, then one thread delays actions.

Show: There are two instructions (a store and a load) where a delay yields a cycle.